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We have designed, fabricated and operated a scalable system for applying independently pro-
grammable time-independent, and limited time-dependent flux biases to control superconducting
devices in an integrated circuit. Here we report on the operation of a system designed to supply 64
flux biases to devices in a circuit designed to be a unit cell for a superconducting adiabatic quantum
optimization (AQO) system. The system requires six digital address lines, two power lines, and a
handful of global analog lines.
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I. INTRODUCTION
Several proposals for how one might implement a quan-
tum computer now exist. One of these is based on en-
abling adiabatic quantum optimization algorithms in net-
works of superconducting flux qubits connected via tun-
able coupling devices [1]. Flux qubits can be manipulated
by applying magnetic flux via currents along inductively
coupled control lines. This can be accomplished with
one analog control line per device driven by room tem-
perature current sources and routed, through appropriate
filtering, down to the target device on chip.
Beyond the scale of a few dozens of such qubits the
one-analog-line-per-device approach becomes impracti-
cal. Hundreds of qubits could require thousands of wires,
each subject to filtering, cross-talk, and thermal require-
ments so as to minimize disturbance of the thermal
and electromagnetic environment of the targeted qubits,
which are operated at milliKelvin temperatures. We re-
quire an approach that does not use so many wires.
One advantage of using superconductor based qubits is
the existence of a compatible classical digital and mixed
signal electronics technology based on the manipulation
of single flux quanta (SFQ) [2, 3]. The ability to manu-
facture classical control circuitry [4–6] on the same chip,
with the same fabrication technology as is used in con-
struction of the qubits, addresses many of the thermal
and electromagnetic compatibility requirements faced in
integrating control circuitry with such a processor. The
idea of using SFQ circuitry to control flux qubits is not
new, and has investigated by a number of researchers
[7–13].
We present here a description of a functioning system
of on-chip Programmable Magnetic Memory (PMM) de-
signed to manipulate the parameters and state of super-
conducting flux qubits and tunable couplers, in such a
way as to overcome the scalability limitations of the one-
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FIG. 1. A 1:32 demultiplexer tree terminating in two-stage
multiple flux quantum DACs. The last address selects be-
tween the COARSE and FINE stages within a DAC. Two
such trees were implemented for the 64 DAC circuit reported
here.
analog-line-per-device paradigm. This system comprises
three key parts.
The first of these is a SFQ demultiplexer used as an
addressing system. It is constructed as a binary tree of
2N − 1 1:2 SFQ demultiplexer gates as shown in Fig. 1.
For the specific design discussed here, the number of ad-
dress lines N is 6. This demultiplexer allows many de-
vices to be addressed using only a few address lines.
The second part is a set of digital-to-analog converters
(DACs), located at the leaves of the address tree. These
DACs comprise storage inductors that can hold an inte-
ger number of single magnetic flux quanta (Φ0 = h/2e).
Their digital input are single flux quanta, and their ana-
log output are the stored flux, which can be coupled into
a target device. The magnitude of this output flux is
proportional to the number of stored flux quanta. Each
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2DAC has two such storage inductors, a COARSE stage,
and a FINE stage, named for the relative strength with
which their output flux is coupled to the target device.
In our architecture, the output of these DACs is static.
The third part is a method for converting the static
output of a DAC to a time-dependent signal. This is
achieved by coupling the output of the DAC into a vari-
able gain element, equivalent to the tunable coupler de-
scribed elsewhere [14]. An analog line carrying a time-
dependent current is coupled to the target device via the
variable gain element. This approach is useful in the
types of circuits of interest here because single analog
lines can be shared among large numbers of devices that
need the same functional dependence on time, but may
require individual tunability of the gain and offset.
We designed, fabricated, and operated integrated cir-
cuits comprising this type of control system architec-
ture. One such circuit includes eight superconducting
rf-SQUID flux qubits as described in [15]. Though not
discussed here, the state of each qubit was read out via a
Quantum Flux Parametron (QFP) latch or buffer which
was in turn read by an x-y addressible dc-SQUID array as
discussed in detail in [16]. Each rf-SQUID flux qubit has
inductive ports coupled to five different DACs, and 24
compound Josephson junction (CJJ) rf-SQUID couplers
[14], each of which is coupled to a single DAC. Thus, this
circuit required 8 × 5 + 24 = 64 DACs. The particular
control circuit described here comprises two 1:32 demul-
tiplexers with six shared address lines and two separate
power lines. This circuit included 1,538 junctions rang-
ing in size from a minimum of 0.6 µm diameter (32 of
them) to a maximum of 4 µm in diameter.
The paper is organized as follows: Requirements on
control circuitry derived from the devices, architecture
and operating procedures in superconducting adiabatic
quantum optimization systems are discussed in section II.
The specific control circuitry architecture is discussed in
section III. Data demonstrating the performance relative
to requirements is presented in section IV. Conclusions
are presented in section V.
The measurements reported in section IV were per-
formed on chips fabricated in a four Nb layer supercon-
ducting process employing a standard Nb/AlOx/Nb tri-
layer, a TiPt resistor layer, and planarized PECVD SiO2
dielectric layers. Design rules included 0.25 µm lines and
spaces for wiring layers and a minimum junction diame-
ter of 0.6 µm. A sample process cross section is shown
in Fig. 2.
II. MAGNETIC MEMORY REQUIREMENTS
Our intent is to embody a specific quantum algorithm
in hardware. This algorithm, known as adiabatic quan-
tum optimization (AQO), is a novel approach for solving
combinatorial optimization problems[17, 18]. Unlike the
incumbent techniques for such problems, such as simu-
lated annealing or genetic algorithms, AQO algorithms
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FIG. 2. FIB cut SEM cross-section for the process used to
fabricate the circuits described here.
include procedures that are explicitly quantum mechani-
cal. The requirement to provide the quantum mechanical
resources necessary for running this algorithm places un-
usual constraints on processor systems and components.
Algorithm 1: An adiabatic quantum optimization
algorithm.
Input : A run-time tf ; a repeat count R;
an allowed edge set E;
an N dimensional vector ~h and an upper
diagonal N ×N matrix Kˆ with hj ,Kij ∈ R
and Kij ∈ E.
Output: An R element array Outcell, for which each
element is a set {s∗j}, sj ∈ {−1,+1}, which
represents a potential minimizer of
E(s1, ..., sN ) =∑Nj=1 hjsj +∑i,j∈E Kijsisj .
set tf = 100 µs, R = 128;
load ~h and Kˆ values into hardware;
wait 1 ms for hardware to cool down;
for j = 1 to R do
Run annealing algorithm;
Read out qubits to generate trial solution {s∗j};
Set Outcell(j)={s∗j};
end
Quantum computation intimately ties the physics of
the underlying hardware to its intended algorithmic use.
Both the problem to be solved, and the algorithm used
to solve it, are implemented by manipulating the sys-
tem Hamiltonian. Primarily motivated by this observa-
tion, the approach we have taken to design hardware is
a top-down one. For the circuits considered here, the
requirements are driven by what is required to run the
AQO algorithm. To provide context for the material in
this section we first provide an overview of the algorithm
itself.
Consider the following discrete optimization problem:
Given a vector ~h and upper diagonal matrix Kˆ, where
the elements of both are real numbers, find the set {s∗i }
that minimizes the objective function
E(s1, ..., sN ) =
N∑
j=1
hjsj +
∑
i,j∈E
Kijsisj (1)
where si = {−1,+1}, and E is an set of (i, j) pairs where
Kij is allowed to be non-zero. We call E the allowed
3Algorithm 2: The annealing algorithm.
Input : A run-time tf ;
a set of qubits with Hamiltonian
H(s) = A(s)HI +B(s)HF ,
where s = t/tf , 0 ≤ s ≤ 1,
HI =
∑N
j=1 σx,j ,
HF =
∑N
j=1 hjσz,j +
∑
i,j∈E Kijσz,iσz,j ,
where σx,j and σz,j
are Pauli matrices for qubit j,
and A(s) and B(s) are envelope functions
with units of energy such that A(0)/B(0) 1
and A(1)/B(1) 1.
Output: Evolution of H(s) from H(0) to H(1).
set s = 0;
wait 1 ms for hardware to reach ground state of H(0);
Ramp currents on global analog lines to drive evolution
s→ 1
edge set. The necessity for explicitly defining the set
E arises because ultimately we will connect this term
in the objective function to physical couplings between
pairs of qubits, and for a variety of reasons the number
of elements in E will generally be much less than the
total number of possible pairs N(N − 1)/2. A design
constraint on processor architecture is that qubits must
be connected in such a way so that finding the minimum
of Eq. (1) is NP-hard. Even with this constraint, it is
straightforward to find realizable sets E for which this
holds, and we will focus exclusively on these cases.
An AQO algorithm exists for solving this problem.
The approach is outlined in Algs. 1 and 2. The control
system reported on here enters into these in the load
step of Alg. 1.
A. Processor Interconnect Architecture
There are many possibilities for how one might try
to build a hardware system capable of running Algs. 1
and 2. Here we focus on a unit cell consisting of eight
qubits and 24 couplers. See Fig. 3 for a schematic and
photograph showing the interconnect pattern. Copies of
this unit cell can be connected together, as indicated in
the top of Fig. 3, and this is how we design larger systems.
This choice of unit cell fixes the allowed edge set E, and
satisfies the constraint that minimizing Eq. 1 be NP-
hard.
B. Number of DACs
The total number of DACs required for circuits of in-
creasing complexity is shown in Table I. Here we provide
a brief overview of how these numbers arise, and refer
the reader to [14, 15] for further details.
FIG. 3. Top: Schematic showing two eight-qubit unit cells
tiled together. The qubits are schematically shown as the
extended black loops, similar to the way these devices are
physically implemented. The couplers (shown as blue and
red squares) are local to the intersections of qubits. Bottom:
Photograph of a standalone eight qubit unit cell occupying a
700µm× 700µm square on a 3 mm × 7 mm chip.
TABLE I. Parts count vs. number of unit cells.
Unit Cells Qubits Couplers DACS JJs
1 8 16 56 1500
4 32 72 232 6000
16 128 328 968 24000
64 512 1416 3976 96000
256 2048 5896 16136 384000
1. One DAC per Coupler
A tunable compound Josephson junction rf-SQUID
coupler inductively coupled to qubits i and j is used to set
each desired value of Kij [14]. One such physical device is
required per element of the allowed edge set E. Couplers
are controlled using a static dc flux bias applied to their
compound-junction–no time dependence in this signal is
required. For this design, the flux bias is provided by the
DAC shown in red in Fig. 4.
42. Five DACs per Qubit
The potential energy of an ideal compound Josephson
junction rf-SQUID qubit is [19]
U = −ΦoIc
2pi
cos
(
2piΦq
Φo
)
cos
(
piΦCJJ
Φo
)
+
(Φq − Φxq )2
2 Lq
+
(ΦCJJ − ΦxCJJ)2
2 Lcjj
(2)
where Ic is the sum of Josephson critical currents in the
compound junction, Lq and Lcjj are the inductance in the
qubit and compound-junction loop, respectively. Like-
wise Φq, Φ
x
q , and ΦCJJ, Φ
x
CJJ are the internal and applied
flux for the qubit and CJJ loop respectively.
Eq. 2 is only applicable when the two junctions making
up the compound-junction are identical. Junction criti-
cal current Ics of identically drawn Josephson junctions
in superconductor fabrication processes are reported to
have a normal distribution with a standard deviation of
anywhere from 1% to 5% [20, 21]. Thus, we expect real
compound-junctions to be naturally imbalanced. This
causes difficulties in running the annealing algorithm Alg.
2 [15]. To overcome the junction imbalance problem we
use a more complex structure which we call a compound-
compound-Josephson junction (CCJJ) which is described
in detail in [15]. This provides two additional degrees of
control freedom per qubit, which can be used to cor-
rect for reasonable junction imbalance (∼ 5% Ic differ-
ence). We access these structures via the blue CCJJ mi-
nor DACs in Fig. 4.
As inter-qubit coupling strength is adjusted, the sus-
ceptibility of the coupler, and the extent to which it in-
ductively loads the qubit, will change [14]. This causes
the qubit inductance Lq in Eq. 2 to be dependent upon
the choice of {Kij}. To overcome the resulting problem-
dependent inter-qubit imbalance, we add an additional
compound-junction, comprising much larger junctions,
in series with the qubit inductance. We call this struc-
ture an L-tuner [15]. The Josephson inductance of this
compound-junction is modified with application of a flux
bias applied through an on-chip flux DAC, shown in green
in Fig. 4.
As discussed in [22], care must be taken during an-
nealing to ensure that the final Hamiltonian HF , the one
encoding the problem we wish to solve, is that which was
intended. Using a compound-junction to modify the rel-
ative weights of HI and HF causes ~h and Kˆ to change
during annealing, both in an absolute sense, and relative
to each other. This arises because although energy scales
~h and Kˆ are both functions of the persistent currents in
the qubits (Ip), they have different functional dependen-
cies. Qubit Ip changes during annealing, distorting HF .
To keep the relative scale constant, the value of the
applied flux used to implement ~h must change during
annealing, but Φq(t) will be different for each qubit, de-
pending on the intended value of ~h for that problem. This
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FIG. 4. Single qubit schematic. The five main parts of this
qubit design: the qubit main loop (black) with flux-bias DAC
providing the flux-bias Φq, the CCJJ (blue) with cjj-bias Φcjj
in the major lobe and two DACs biasing the minor lobes, the
L-Tuner (green) with DAC, and Ip-compensator (pink) with
DAC. Also shown is a coupler (red) with coupler DAC. The
two global time dependent control lines (Icjj and IIp) used
for running the annealing algorithm are also shown.
is accomplished by giving each qubit another tunable cou-
pler, coupled to both the qubit and a shared external
analog flux bias line. We call this an Ip-compensator.
Each such coupler is used as a variable gain element, pro-
grammed with its own DAC (the pink DAC in Fig. 4),
and used to scale a global controlled signal to the locally
required hj .
Finally, each qubit has a DAC that can apply a small
dc flux bias to its main loop (the black DAC in Fig. 4).
C. Precision and Range Requirements
Requirements on precision and range of flux from the
DACs ultimately depend on the precision to which the
elements of ~h and Kˆ are to be specified. The system de-
scribed here was designed to be able to attain four effec-
tive bits of precision on parameters hj and Kij ; in other
words, the elements hj and Kij can be specified with a
relative precision of about 5%. This does not mean that
the DACs need only four bits of precision. The DAC
requirements are derived from those on Hamiltonian pa-
rameters ~h and Kˆ, based on which aspect of a qubit or
coupler is being controlled. In our case, requiring four
bits of precision in ~h and Kˆ typically translates into a
requirement of about eight bits of precision in each of
the DACs.
The primary design parameters for each DAC is its dy-
namic range: how much flux is it necessary for the DAC
to provide, and how fine a control of that flux is needed.
All of the DACs were designed to cover their respective
ranges in subdivisions of either 300 or 400 steps. How-
ever, they differ in the total amount of flux coupled at
5TABLE II. Designed flux ranges and minimal flux steps by DAC type
Max # Φ0 COARSE/FINE
DAC Type Span min ∆Φ COARSE FINE Ratio
Qubit Flux 25.5 mΦ0 0.1 mΦ0 17 17 14.1
CJJ Balance 66.1 mΦ0 0.4 mΦ0 17 17 14.1
L-Tuner 0.465 Φ0 1.1 mΦ0 40 10 10.7
Coupler 0.968 Φ0 2.2 mΦ0 40 10 10.6
maximum range from around 25 mΦ0 for the qubit flux
bias DAC to as much as 0.9 Φ0 from the coupler DAC.
A summary of desired flux ranges and minimal flux steps
is shown in Table II.
D. Programming Constraints
In the design discussed here, there are five DACs per
qubit and one per coupler that need to be programmed to
implement a specific problem instance. While the DACs
are being programmed, power is applied to the SFQ cir-
cuits in the address tree, and the chip will heat. The
amount of time we must wait for it to cool afterwards
(step 3 in Alg. 1) depends on the peak temperatures
reached by the various portions of the circuitry, and the
relaxation mechanisms enabling their return to equilib-
rium [23]. Minimizing overall programming time, includ-
ing that required to cool, is an important design con-
straint, and must be considered when comparing control
circuitry architectures.
Given the block architecture described above, the num-
ber of DACs we must program increases with processor
size as shown in Table I. While not every DAC will need
to be programmed for each unique configuration of hj and
Kij in practice, in what follows the assumption will be
that all are. In our multiple flux quantum based encoding
scheme, the programming time will depend on the value
programmed. To estimate the basic scaling with number
of devices, it is probably reasonable to assume that each
time the processor is programmed for a new problem,
each DAC stage must receive on average half of its de-
signed capacity in pulses. For example, the coupler DAC
would receive about 20(COARSE) + 5(FINE) = 25Φo,
the qubit flux bias DAC about 9(COARSE)+9(FINE) =
18Φo, or roughly 20 Φo per DAC in either case.
Programming speed can then be bought at the expense
of additional input lines and more parallelization - using
more, shallower address trees each with its own separate
input.
However, with or without parallelization, one must be
able to load all the pulses without errors. The more
DACs being programmed, the more pulses there are that
must be routed through the address tree with fidelity, and
the smaller the acceptable error probability per pulse.
For example, per Table I, with 2048 qubits, we require
16,136 DACs. An average problem would require load-
ing ∼ 3.2 × 105 flux quanta onto the chip. If we want
95% confidence that we can program problems correctly
99 times out of 100, the probability that any flux quanta
makes an error should not be greater than 10−9. With
128 qubits, 10−8 is sufficient.
Bit error probability in SFQ circuits has been exten-
sively studied [24–26]. Satisfying these and even more
demanding error rate requirements at sub-Kelvin tem-
peratures is straightforward, but needs to be confirmed
for any particular implementation.
III. MAGNETIC MEMORY ARCHITECTURE
A. Two Stage Multiple Flux Quantum DAC with
Reset
The DACs each have two stages. Each stage comprises
a large storage inductor in series with a two-junction reset
SQUID, and an input junction, as shown in Fig. 5(a).
Each stage was designed with β ≡ 2piLIc/Φo in the range
75 to 300, depending on their function, and thus able to
hold in the range of 10 to 40 flux quanta of either polarity.
Here L is the stage inductance, and Ic is the effective
critical current of the two junction reset SQUID.
The two-junction reset SQUID is used to empty the
DAC stage of stored flux. This is accomplished by ap-
plying Φ0/2 flux to the reset loop, so that its effective
critical current 2Iresetc cos(piΦx/Φo), and thus DAC stage
β, is diminished to below the level required to store flux.
For this reset function to be effective, it must be pos-
sible to suppress the effective critical current of the re-
set SQUID to less than that required to store one Φo in
the storage inductor. This requirement places an upper
bound on the DAC stage β. It also places a requirement
on how closely matched the Ics of the two junctions in
the reset SQUID must be to each other. This is because
the minimum effective critical current will not be less
than the difference in the Ics of the two reset junctions.
Thus given a particular fabrication process, with its fea-
ture size, penetration depths, and characteristic junction
Ic spread, there will be some maximum number of Φo
that can be stored in a DAC that can be reliably reset
to an empty state. This limits the dynamic range of an
individual DAC stage.
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FIG. 5. (a) Schematic of a two stage DAC made of a pair of
separately addressable storage inductors (distinguished by an
extra line alongside the inductor schematic symbol). The flux
from each inductor is scaled and summed in a flux transformer
into the target output. Josephson junction critical currents in
the schematic are J1, J2 = 12.5 µA and JR1, ...JR4 = 27.1 µA.
(b) Equivalent circuit for a three-port model of the flux trans-
former.
TABLE III. The three-port inductance matrix for the flux
transformer shown in Figure 5(b) was extracted from the lay-
out using FastHenry 3.0wr [27]
Fine Coarse Target
Fine 3.50 nH 9.9 pH 0.7 pH
Coarse 3.90 nH −10.2 pH
Target 7.8 pH
We can achieve a dynamic range greater than that of an
individual DAC stage, and shorten programming times,
by connecting two or more stages together, as indicated
in Fig. 5(a). The intervening transformer couples the dif-
ferent stages into the target circuit with different weights.
The flux transformer can be thought of as playing the role
of an R-2R ladder, such as is frequently used in construc-
tion of semiconductor DACs. One important difference is
that successive stages of this DAC differ from each other
not by factors of two, but more typically by a factor of
ten, depending on the requirements set by the target de-
vice. The other difference is that we are transforming
and dividing flux rather than voltage.
The flux transformer can be modeled with the equiv-
alent circuit shown in Fig. 5(b), where we consider only
two storage inductors LCOARSE , LFINE , and the tar-
get inductor LTARGET . The inductance matrix for the
equivalent circuit shown in Fig. 5(b) was calculated by
modeling the layout using FastHenry 3.0wr [27], and is
shown in Table III.
The flux coupled out of this DAC can be summarized
by the expression:
ΦOUT = k ·
(
NCOARSEΦ0 +
1
γ
·NFINEΦ0
)
(3)
whereNCOARSE,FINE represent the integer number of flux
quanta that are stored within the respective DAC stages,
k the coupling constant describing the amount of flux
from the COARSE stage into the output device, and γ,
the division ratio between COARSE and FINE, which is
typically 10 for the devices discussed here.
B. DAC Noise
One concern with using SFQ circuitry in this way arises
from the fact that its Josephson Junctions are usually
critically damped with external shunt resistors. These re-
sistors are a source of fluctuations which may ultimately
decrease the precision with which Hamiltonian parame-
ters h and K can be specified. In the design presented in
Figure 5(a), a number of factors serve to isolate the resis-
tors in the SFQ circuitry from the junctions in the qubit,
so that their impact on the qubit can be quite small.
To see this more clearly, we consider a simple lumped
element circuit model of the DAC and qubit. A descrip-
tion of our system using lumped elements is reasonable at
low enough frequencies, but will eventually fail at higher
frequencies, for example when the 1 millimeter long coils
in the DAC spirals approach λ/4 at around 100 gigahertz.
Fortunately, we are most concerned with fluctuations oc-
curing at an energy scale comparable to, or less than,
the tunnel splitting of our qubits during the annealing
algorithm, typically a few gigahertz or less[15].
There are many shunted junctions in the SFQ circuits
discussed here, but none couples more strongly into the
qubit than the input junctions of the various COARSE
DAC stages, labelled J2 in Figure 5(a). In what follows,
the effect of this junction’s shunt resistor on a qubit is
considered by analyzing an equivalent circuit shown in
Figure 6(a) for the case of the qubit flux bias DAC. Here
the DAC input junction has been linearized, and is rep-
resented by its Josephson inductance LDJ and junction
capacitance CDJ . Two different operating points of the
DAC input junction, corresponding to the DAC being
empty or full of flux, are used to determine the small
signal inductance LDJ . The qubit’s four CCJJ junctions
are represented as a single linearized junction described
by LQJ and CQJ .
One way to characterize the extent to which fluctua-
tions in RSH couple into qubit junctions is by comparing
its effect to that of an equivalent shunt resistor REQ con-
nected directly across the qubit junctions, as indicated in
Figure 6(b). The magnitude of REQ will be frequency de-
pendent, and can be determined as Req(f) = (<YQ(f))−1
where YQ is the admittance of the circuit across the ter-
minals shown in Figure 6(a). The resulting REQ is plot-
ted vs. frequency in Figure 6(c) for circuit parameters
described in the caption. At low frequencyREQ is around
10 MΩ and grows at frequencies above a few gigahertz.
Even at low frequency, most current fluctuations from
RSH are shunted by the DAC input junction, whose
small-signal inductance is between 100 and 150 times
7FIG. 6. A simplified equivalent circuit of (a) DAC storage
inductor coupled to qubit, (b) a simpler equivalent circuit for
comparison. (c) a plot of equivalent resistance for REQ(f)
for the case of DAC empty(full) for parameters RSH = 0.9Ω,
LDJ = 26 pH(36 pH), CDJ = 160fF , LDAC = 3.6 nH,
M = 10.2 pH, LQ = 320pH, CQJ = 200 fF , LQJ = 91 pH.
smaller than the DAC storage inductor LDAC , depend-
ing on the state of the DAC. Noise current that does flow
into LDAC can in turn couple into the qubit, though it is
further reduced by a factor of M/(LQ +LQJ), or around
1/40 for the circuits discussed here. At higher frequencies
fluctuations are further shunted by the junction capaci-
tances.
The other DACs couple into the qubit in a less straight-
forward fashion, but we can still make a reasonable es-
timate of their impact. An example is the case of the
L-Tuner DAC. The L-Tuner is a dc-SQUID connected in
series with the qubit inductor[15]. It is flux biased in
such a manner that it would not apply any flux into the
qubit if its two 8.5 µA, 1.85 µm diameter junctions were
identical, but does so when they differ. A 1% mismatch
between junction critical currents is typical for junctions
of this size in our process. A typical operating point for
the L-Tuner corresponds to a flux bias of Φ0/4. For this
case, following Eq. 4c from [15], about 1% of the flux
applied to the L-Tuner will get applied into the qubit
body. This is comparable but smaller than the corre-
sponding factor of M/(LQ + LQJ) of 1/40 discussed for
the qubit flux bias DAC. For this reason, we expect the
FIG. 7. A time dependent current on a global analog bias line
can be uniquely scaled into each of several target devices by
using independent programmable gain elements (blue), each
controlled with its own DAC (green).
corresponding REQ for the case of the L-Tuner DAC to
be larger than that of the qubit flux bias DAC. It should
then have a relatively smaller effect on the qubit. Similar
arguments apply to the other DAC types.
An REQ of 10 MΩ will contribute approximately
LQ
√
4kBT/R ' 50pΦ0/
√
Hz flux noise into the qubit,
considerably less than the 1.3 µΦ0/
√
Hz at 1 Hz observed
in 1/f noise in our qubits [15, 28]. Thus we do not ex-
pect the shunt resistors in our control circuitry will add
a significant amount of flux noise to our qubits.
C. Programmable time-dependent signals
As discussed in section II B 2, we require the ability to
supply time dependent signals to each of the qubits to
compensate for the fact that the qubit persistent current
changes during the annealing process. These time depen-
dent signals need to have the same temporal shape but
with different magnitudes. The DACs discussed above
can hold static flux, and are not suited to provide real-
time signals. This is because they do not include a
sample-and-hold stage to protect the output from tran-
sients during programming. Moreover, real-time updat-
ing of the DACs would raise the temperature of the chip
to an unacceptable level.
Rather, time dependent signals can be customized us-
ing the tunable coupler discussed in Reference [14] as a
variable or programmable gain element. A global ana-
log bias line holding a master copy of the desired time
dependent signal is coupled to each qubit on the chip
through its own programmable gain element, as indicated
in Fig. 7. Each programmable gain element is controlled
by its own DAC. In conjunction with an additional DAC
(not shown) to provide a flux offset to each target device,
the master copy of the signal can be uniquely transformed
for each target in the following manner:
Φi(t) = ai + giΦglobal(t) (4)
where ai and gi are programmable on a per device basis.
This is not as flexible as having independent arbitrary
waveform generators for each device, but it is flexible
enough to satisfy the requirements of the IP compen-
sator.
8FIG. 8. 1:2 demultiplexer gate used to construct the address
tree. All junctions are explicitly shunted with TiPt resistors
(not shown in schematic). Large arrows represent bias current
that is supplied through bias resistors from a common voltage
rail. In the schematic, J1,J4-J7 = 10.6 µA, J2,J3 = 8 µA, L1
= 26 pH, L2 = 41.6 pH, L3,L4 = 12.2 pH, L5,L6 = 42.5 pH,
both M’s = 2.3 pH, I1 = 4.4 µA, I2,I3 = 6.6µA, and I4,I5
= 7.8µA
D. Demultiplexer Tree
The DACs discussed above were loaded with SFQ
pulses routed through a binary tree demultiplexer circuit
shown in Fig. 1. Each address tree is fed SFQ pulses orig-
inating in an SFQ generator circuit, namely a flux biased
dc-SQUID. Each node of the tree is made of a 1:2 SFQ
demultiplexer circuit, as shown in Fig. 8. The 1:2 demul-
tiplexer circuit is addressed with a magnetically coupled
flux bias line which steers an incoming SFQ pulse to one
of its outputs based on the sign and magnitude of current
on that address line.
Reversing the polarity of the bias current allows flux
quanta of opposite polarity to be routed, though the sign
of the address current must also be reversed to get this
negative flux to the same output port. This makes use of
a symmetry not commonly exploited in RSFQ circuits.
Here it allows the DAC stages to store flux of either sign,
and allows the state of each stage to be both incremented
and decremented. This in turn allows DAC programming
to be performed incrementally - starting from the pre-
viously programmed state without first resetting to the
empty (no stored flux) state.
Address lines are shared for all demultiplexer nodes at
a particular depth of the tree. The final address line in
the tree chooses between COARSE and FINE stages of
each DAC. The 64 DACs mentioned above are served by
two separate trees, each addressing 32 DACs. These trees
require five address lines to address a particular DAC,
plus a sixth line to choose between FINE and COARSE,
giving a total of six address lines to service the circuit
block.
IV. DEMONSTRATION OF CONTROL
CIRCUIT FUNCTIONALITY
For the circuit block discussed in this paper, the control
circuitry in its entirety represents moderate complexity
- certainly not the most complex or heterogeneous SFQ
circuit demonstrated to date, nor the one with the most
junctions. The eight qubit circuit block reported here, in-
cluding the attached control circuitry, contains just over
1,500 Josephson junctions and 2,000 resistors. Neverthe-
less, implementation of a new design in a new foundry
requires careful performance evaluation. We must deter-
mine that the circuit yielded, operated as designed, and
whether variances are due to design or fabrication issues.
We must determine if it meets its design requirements.
A scanning electron microscope (SEM) image of a por-
tion of one of the DACs and demultiplexer cells equiva-
lent to those reported here is shown in Fig. 9. The image
was taken after patterning of the trilayer and subsequent
junction definition. Uncontacted junctions appear as cir-
cles and are still visible in the demultiplexer circuitry
toward the right of the image. Subsequent fabrication
involves the deposition of three planarized dielectric lay-
ers and three additional metal (Nb) layers. Junctions in
this circuit have critical currents in the range 10−20µA.
Resistors are also visible and appear as rectangles con-
tacted at each end. Bias resistors are long and thin while
shunt resistors for this portion of the circuitry are rela-
tively wide. The coils visible on the left are portions of
the two storage inductors for one of the L-Tuner DACs.
The coils are patterned with 0.25µm lines and spaces.
The DAC’s reset junctions are visible in the upper cen-
ter of the image. To the right is one of the demultiplexer
cells. The entire field of view is approximately 40 µm in
width and 50µm top to bottom.
In the architecture described above, many of the DACs
are embedded deeply within the circuit, with no con-
venient or direct method to determine how much flux
they actually apply to the target per Φo in the FINE
and COARSE stages. This inconvenience is addressed
in two ways: Each variant of DAC is implemented in a
separate stand-alone or break-out circuit in which it ap-
plies a flux bias directly to a two-junction dc-SQUID.
The dc-SQUID Ic vs Φ modulation curve is then mea-
sured vs. DAC state, and a precise calibration of FINE
and COARSE weights (k and γ) can be extracted. Data
from parameters extracted in this way is presented in
Table IV. Second, within the body of the circuit block,
wherever a DAC is used to apply a flux bias, an analog
line is also used to flux bias that target device in parallel
with that DAC. This combination is indicated in the in-
set of Fig. 10. This single analog line is shared amongst
all like control nodes for all qubits, so that only a hand-
ful of such lines are required to service the entire chip.
Of course, the shared analog line cannot be used for in-
dependent control of all devices simultaneously, but it
is nevertheless useful for testing individual devices. For
example, each qubit is flux biased by its own DAC and
9FIG. 9. SEM image of a portion of the DAC and demulti-
plexer circuitry after deposition and patterning of the resistor
layer and the trilayer steps, but prior to applying the upper
three dielectric and metal layers.
a single shared externally accessible analog line. The
qubit degeneracy point is easily measured [16]. If the
DAC is then programmed with, for example, +5Φo in its
COARSE stage, one can determine the change in current
on that analog qubit flux bias line required to compensate
for the shift in degeneracy point. This allows us to find
the ratio of mutual inductance between the analog line
and the qubit to that between each DAC stage (COARSE
& FINE) and the qubit. We can independently measure
the mutual inductance of the analog line into the qubit
by noting the Φo periodicity in its response. We can
then determine k and γ for that DAC, which are the pa-
rameters we need to determine how much flux the DAC
applies to its target.
This feedback measurement is applicable to determin-
ing k and γ for DACs used for various types of control,
not just qubit flux bias. The only thing that differs is
the nature of the measured quantity. For the qubit flux
bias DAC, the qubit degeneracy point is used. For the
L-Tuner DAC, a measure of the qubit’s inductance, ulti-
mately a measure of its circulating current, can be used.
For the CCJJ DACs, a measure that quantifies the im-
balance in the qubit’s compound-junction is used. In all
cases we use the measured quantity to determine what
analog signal is necessary to compensate for a change
in the programmed DAC state. In this way we can de-
termine how much flux each DAC on chip applies to its
target.
FIG. 10. (a) Ic vs. applied flux modulation curve of a small
β two junction hysteretic SQUID where flux was applied with
(blue dots) external analog bias current and (black circles) a
two-stage superconducting DAC with greater than Φ0 total
span. The black circles are plotted for integer units of Φ0
sent to the COARSE DAC stage. (b) SQUID modulation
curve with integral COARSE values along with that taken
exercising the FINE DAC stage around COARSE = 14 (red),
15 (green), and 16 (blue). (c) Expansion of boxed region in
(b). Schematic shown in inset.
A. DAC Biasing a dc-SQUID
The couplers shown in red in Fig. 3 are designed to
couple qubits between different unit cells. For the eight
qubit unit cell under study here, these were not con-
nected to qubits on both ends. Instead, the inter-unit
cell couplers were wired up in such a way that their
compound-junction, still biased by its own DAC, could be
operated as a hysteretic dc-SQUID. This coupler’s DAC
could thus be used to apply flux to a dc-SQUID, and so
we traced out the Ic vs Φ threshold characteristics for
this dc-SQUID as discussed in Reference [16]. The Ic vs
Φ curve shown in Fig. 10 was taken both with an ana-
log flux bias controlled directly from room temperature
electronics ((a), blue dots) or using the DAC ((a), black
circles). To make such a plot, we have to know the cou-
pling constant k between the COARSE DAC stage and
the dc-SQUID it biases, as well as the mutual inductance
between the analog bias line and the dc-SQUID. As men-
tioned earlier, the mutual inductance between analog line
and dc-SQUID is easily determined by observing the pe-
riodicity of the modulation curve. Also discussed earlier,
the coupling constant k and division ratio γ are measured
separately with a feedback procedure.
The two threshold curves shown in Fig. 10a begin to
deviate from each other past about ±0.65Φ0. This cor-
responds to where the COARSE stage of this DAC has
reached its capacity, and fails to store additional flux. To
be clear, the black circles are plotted vs. flux programmed
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into the DAC COARSE stage, not flux actually applied
by that DAC stage to the dc-SQUID. A plot of the latter
would fall on top of the blue dots.
Fig. 10b shows the same threshold curve vs. flux pro-
grammed into the COARSE stage (black dots), but in ad-
dition, at COARSE values of +14Φ0, +15Φ0, and +16Φ0,
flux ranging from −6Φ0 to +6Φ0 is programmed into the
FINE DAC stage as well. This is shown in the boxed
region in Fig. 10b, which in turn is expanded in Fig. 10c.
In Fig. 10c, it is clear that there is sufficient range in the
FINE DAC stage to bridge the COARSE DAC steps.
It is worth noticing that the range of the FINE DAC
achieved from adjacent COARSE settings overlap each
other. It is essential that they do not underlap, as this
would result in holes in the range of flux that could be
provided by the DAC. This means that there can be more
than one way to obtain a particular output FLUX. But
while the ranges overlap, the specific levels achieved from
adjacent COARSE settings do not, in general, line up. Of
course there is no need for them to.
To use the DAC, it is necessary for the reset function
to operate. A reset operation is made by first increas-
ing the flux bias on the reset SQUID (shown in Fig. 5)
to a predetermined level, and then lowering it back to
zero. The predetermined level is chosen to be just be-
yond the current corresponding to a flux bias of Φo/2 on
the reset SQUID. This reset pulse was usually adequate
to reset the DAC. There were cases when the Ics of re-
set junctions for a particular DAC stage differed from
each other by more than about 5%, where a single reset
pulse was not sufficient, and the DAC could retain one
or two Φo after the reset. In these cases, the reset pulse
had to be repeated several times to consistently empty
the DAC. While the correlation between junction spread,
DAC stage β, and reset function is not quantitatively un-
derstood by us, we expect the problem to worsen with
increased junction Ic spread, and with increased DAC
stage storage capacity (β). We found that for the chips
reported upon here, it was always possible to reset all of
the DAC stages by applying multiple reset pulses.
B. DAC applying flux bias to a qubit
Each qubit has a DAC that can apply a flux bias to
its body. Fig. 11 shows the flux response relative to the
COARSE and FINE stages for one of these DACs. The
limits of the COARSE stage capacity are just visible at
the extrema of the plot. To adequately cover the range,
the maximum span achievable with the FINE stage must
be enough to cover one step of the COARSE stage. This
coverage is clearly attained in Fig. 11.
C. DAC control of inter-qubit coupling
One of the most challenging cases to treat in the de-
sign of these DACs was the situation in which a large flux
FIG. 11. (a) Flux response vs. flux programed into the
COARSE (black circles) qubit flux DAC. (b) Expanded scale
of the boxed region in (a) shows response of the FINE DAC
stage to flux exercised around COARSE = 10Φo (blue +) and
11Φo (red x). Measurement uncertainty in flux is smaller than
the plot symbols.
FIG. 12. Effective mutual inductance of an inter-qubit coupler
as a function of flux applied by an analog control line (red).
The same vs. flux applied by the coupler DAC are shown in
blue. Error bars on the plot are smaller than the symbols.
span needed to be applied to a low inductance SQUID.
This situation is most extreme in the case of the cou-
pler DAC and the L-tuner DAC. In fact, the dc-SQUID
threshold curve presented in Fig. 10 above is an example
of such a case - these dc-SQUIDs are patterned identi-
cally to the compound-junction used in the coupler and
Ip-compensator.
We can also observe a DAC controlling inter-qubit cou-
pling. Fig. 12 shows a plot of the effective coupling be-
tween two qubits, via a tunable coupler, as a function of
flux applied to control the coupler by an analog control
line (red points). Inter-qubit coupling using the DAC to
control the same coupler is shown as blue circles in the
same plot. More details about the type of measurement
used to obtain this plot are discussed in [14].
While presented as an inter-qubit coupler, a similar
device is employed in customizing shared time-dependent
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signals, as discussed in section III C. The key difference
is that in Fig. 7, one of the qubit ports on the coupler
is connected to a global analog bias line. We found it
straightforward to operating this programmable coupler
in the fashion described in section III C.
D. Summary of DAC performance
Table IV(a) summarizes design targets vs. achieved
COARSE and FINE step sizes for the various types of
DAC implemented on the eight-qubit block. Data from
Table IV(a) are extracted from separate break-out ver-
sions of the circuit. Uncertainties reported derive from
the measurement uncertainty of that parameter for that
individual device. Measuring these parameters in-situ us-
ing the feedback technique described above shows device-
to-device variation with a standard deviation of typically
2%. For example, the distribution of k values measured
for qubit flux bias DACs on a chip containing a 4x4 ar-
ray of tiled unit cells, shown in Fig. 13, exhibits a rela-
tive standard deviation of 1.2%. This is consistent with
observed variation in mutual inductance of simple mi-
crostrip transformers used in this circuit, such as might
occur with variations in dielectric thickness of the same
scale. Table IV(b) summarizes the maximum number of
SFQ and maximum coupled flux by each DAC type.
It is worth observing that we were able to confirm that
all 64 of the two stage DACs on the single-unit-cell eight-
qubit chips discussed here yielded. By yielded we mean
that they behaved as expected, per Tables IV(a) and
IV(b), and that variations in coupling between identi-
cally designed DACs were of the order of 2%. Moreover,
there were no significant differences in maximum stor-
age capacity between identically designed copies. This
strongly suggests that the DAC storage coils yielded. An
inter- or intra-layer short in one of the coils would likely
have changed that coil’s storage capacity significantly,
and this would have been observable.
Deviations between design targets and achieved pa-
rameters for this chip are as large as 30% for some of
the couplings. This is primarily due to the challenge of
performing sufficiently accurate 3D electromagnetic mod-
eling of the superconducting inductors and transformers
used in creating the two-stage DACs.
E. Demonstration of Demultiplexer Functionality
Delivering pulses to the DAC requires that bias current
and address signals be applied to the demultiplexer tree.
Bias current is shared for all demultiplexer circuits in a
particular tree, and address is common for all demulti-
plexers at a particular level in the tree. The design and
fabrication of the chip must be sufficiently uniform such
that all cells work with common levels. It is also neces-
sary that the operating margins are wide enough that a
robust, low error rate operating point can be obtained.
FIG. 13. Distribution of DAC k values for 121 identically
designed qubit flux bias DACs on one of the chips tested.
The relative standard deviation is 1.2%.
As discussed in section IV A, several DACs that are
attached to unused boundary couplers are wired up for
use as dc-SQUIDs. Operating margins required to ad-
dress the FINE and COARSE DAC stages of each of
these were obtained with respect to global bias current
and level of address signal. These operating regions are
shown in Fig. 14. Routing an SFQ pulse to a particular
DAC requires the successful navigation of six demulti-
plexer gates, each with its own address current. While
the signs of these various address levels may differ, their
magnitude in flux was held to a common value, and this
common magnitude of address flux is the address axis in
Fig. 14.
As far as addressing these six DACs, there is clearly
adequate uniformity in this demultiplexer tree that they
can all be operated at a common bias current and ad-
dress level. We have determined that all 64 DACs on the
chip discussed here, as well as those on another subse-
quently tested, were addressable with chip-wide common
bias current and address levels.
Fig. 14 shows the boundary outside of which the prob-
ability of failing to increment a DAC stage is of order
0.1 or higher. As mentioned in section II, we require
the error rate to be considerably less than this. The de-
pendence of error probability in SFQ circuits has been
studied in some detail by a few different groups [24–26].
However, we are interested in the aggregate error prob-
ability of the entire demultiplexer tree. The probability
that a pulse fails to be loaded into a DAC was measured
as a function of demultiplexer bias current at nominal
address level, and is shown in Fig. 15.
As expected, the margins decrease as the error proba-
bility requirement decreases. There is a significant bias
current range with Perror < 10
−6. At the chosen oper-
ating point, over 15,000,000 operations were performed,
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TABLE IV. Designed vs. achieved DAC parameters
(a) COARSE and FINE DAC step weights
COARSE Step (mΦ0) FINE Step (mΦ0)
DAC Type Design Achieved Design Achieved
Qubit Flux 3.0 3.506(3) 0.21 0.268(3)
CCJJ 5.6 3.899(2) 0.40 0.296(3)
L-Tuner 11.3 8.481(1) 1.1 1.061(1)
Coupler 23.6 19.0221(2) 2.2 1.788(1)
(b) Maximum storage capacity and applied flux
MAX COARSE Φ0 Max Coupled Flux (Φ0)
DAC Type Designed Achieved Designed Achieved
Qubit Flux 17 22 0.050 0.077
CCJJ 17 22 0.093 0.086
L-Tuner 41 40 0.460 0.339
Coupler 41 35 0.960 0.665
and no errors were observed. This places an upper bound
on the probability of error Perr < 2.5 × 10−7 with 95%
confidence.
It is not sufficient that the address tree route pulses to
the addressed DAC. It must do so exclusively, and not
route pulses to any other DAC. Confirming that pulses
arrived at the intended location, a requirement to attain
the data shown above, does not demonstrate exclusivity.
Indeed if significantly overbiased, with no address ap-
plied, the demultiplexer tree is capable of operating in a
FIG. 14. Combined operating margins in global bias current
current (for one address tree) vs. the magnitude of common
address level for six coupler DACs from the same eight qubit
circuit block. Two of these are addressed by one of the address
trees on the chip, the rest by the other.
FIG. 15. Dependence of demultiplexer error rate on bias cur-
rent current near nominal address levels. At the operating
point, Perr was bounded to be less than 2.5× 10−7 with 95%
confidence.
broadcast mode, where pulses are duplicated rather than
routed at each 1:2 demultiplexer node. While this should
not happen under normal circumstances, failure to test
for this would be an oversight.
Testing exclusivity was performed for most of the
DACs on one of the chips tested at nominal bias cur-
rent and address levels by (1) confirming that a DAC D
was addressable and could be programmed, and then (2)
sending pulses to every other DAC on that tree and con-
firming afterward that the state ofD was unchanged. No
cases of pulse misdirection were observed.
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V. CONCLUSION
We have presented a description of a functioning sys-
tem of on-chip programmable magnetic memory designed
to manipulate the parameters and state of rf-SQUID su-
perconducting qubits for use in implementing AQO al-
gorithms. The system is inherently scalable, and in turn
allows specialized AQO hardware to be scaled to very
large numbers of devices.
Based on classical manipulation of single quanta of
magnetic flux, the system was implemented in a pla-
narized four superconductor metal layer process with
0.6µm minimum junction diameter and 0.25µm lines and
spaces for wiring. The control system was fabricated on-
chip, in the same process as the qubits and inter-qubit
couplers.
Both the two-stage flux DACs used to manipulate the
various controls on the qubits, and the demultiplexer ad-
dress tree used to address those DACs were shown to
work as intended. The address tree is shown to pass
SFQ pulses with very low error rate, and to address the
DACs exclusively. The two-stage DAC design was shown
to be effective at providing a flux bias with a dynamic
range in excess of eight bits of precision (at dc). The de-
sign targets on several variants of DAC were presented,
and while the variations between designed and achieved
flux coupled into target sometimes reached 30%, this is
close enough to satisfy our current requirements.
While the control system described here was designed
to operate an AQO processor, it is probable that the de-
vices described - programmable flux DAC, programmable
variable gain element, SFQ demultiplexer tree - can be
used to control other types of quantum information pro-
cessors implemented with superconductors.
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